Back to opcode table

MOVUPS—Move Unaligned Packed Single-Precision Floating-Point Values

Opcode/Instruction Op / En 64/32 bit Mode Support CPUID Feature Flag Description

0F 10 /r

MOVUPS xmm1, xmm2/m128

RM V/V SSE Move unaligned packed single-precision floating-point from xmm2/mem to xmm1.

0F 11 /r

MOVUPS xmm2/m128, xmm1

MR V/V SSE Move unaligned packed single-precision floating-point from xmm1 to xmm2/mem.

VEX.128.0F.WIG 10 /r

VMOVUPS xmm1, xmm2/m128

RM V/V AVX Move unaligned packed single-precision floating-point from xmm2/mem to xmm1.

VEX.128.0F 11.WIG /r

VMOVUPS xmm2/m128, xmm1

MR V/V AVX Move unaligned packed single-precision floating-point from xmm1 to xmm2/mem.

VEX.256.0F 10.WIG /r

VMOVUPS ymm1, ymm2/m256

RM V/V AVX Move unaligned packed single-precision floating-point from ymm2/mem to ymm1.

VEX.256.0F 11.WIG /r

VMOVUPS ymm2/m256, ymm1

MR V/V AVX Move unaligned packed single-precision floating-point from ymm1 to ymm2/mem.

EVEX.128.0F.W0 10 /r

VMOVUPS xmm1 {k1}{z}, xmm2/m128

FVM-RM V/V

AVX512VL

AVX512F

Move unaligned packed single-precision floating-point values from xmm2/m128 to xmm1 using writemask k1.

EVEX.256.0F.W0 10 /r

VMOVUPS ymm1 {k1}{z}, ymm2/m256

FVM-RM V/V

AVX512VL

AVX512F

Move unaligned packed single-precision floating-point values from ymm2/m256 to ymm1 using writemask k1.

EVEX.512.0F.W0 10 /r

VMOVUPS zmm1 {k1}{z}, zmm2/m512

FVM-RM V/V AVX512F Move unaligned packed single-precision floating-point values from zmm2/m512 to zmm1 using writemask k1.

EVEX.128.0F.W0 11 /r

VMOVUPS xmm2/m128 {k1}{z}, xmm1

FVM-MR V/V

AVX512VL

AVX512F

Move unaligned packed single-precision floating-point values from xmm1 to xmm2/m128 using writemask k1.

EVEX.256.0F.W0 11 /r

VMOVUPS ymm2/m256 {k1}{z}, ymm1

FVM-MR V/V

AVX512VL

AVX512F

Move unaligned packed single-precision floating-point values from ymm1 to ymm2/m256 using writemask k1.

EVEX.512.0F.W0 11 /r

VMOVUPS zmm2/m512 {k1}{z}, zmm1

FVM-MR V/V AVX512F Move unaligned packed single-precision floating-point values from zmm1 to zmm2/m512 using writemask k1.

Instruction Operand Encoding

Op/En Operand 1 Operand 2 Operand 3 Operand 4
RM ModRM:reg (w) ModRM:r/m (r) NA NA
MR ModRM:r/m (w) ModRM:reg (r) NA NA
FVM-RM ModRM:reg (w) ModRM:r/m (r) NA NA
RVM-MR ModRM:r/m (w) ModRM:reg (r) NA NA

Description

Note: VEX.vvvv and EVEX.vvvv is reserved and must be 1111b otherwise instructions will #UD.

EVEX.512 encoded version:

Moves 512 bits of packed single-precision floating-point values from the source operand (second operand) to the destination operand (first operand). This instruction can be used to load a ZMM register from a 512-bit float32 memory location, to store the contents of a ZMM register into memory. The destination operand is updated according to the writemask.

VEX.256 and EVEX.256 encoded versions:

Moves 256 bits of packed single-precision floating-point values from the source operand (second operand) to the destination operand (first operand). This instruction can be used to load a YMM register from a 256-bit memory location, to store the contents of a YMM register into a 256-bit memory location, or to move data between two YMM registers. Bits (MAX_VL-1:256) of the destination register are zeroed.

128-bit versions:

Moves 128 bits of packed single-precision floating-point values from the source operand (second operand) to the destination operand (first operand). This instruction can be used to load an XMM register from a 128-bit memory location, to store the contents of an XMM register into a 128-bit memory location, or to move data between two XMM registers.

128-bit Legacy SSE version: Bits (MAX_VL-1:128) of the corresponding destination register remain unchanged.

When the source or destination operand is a memory operand, the operand may be unaligned without causing a general-protection exception (#GP) to be generated.

VEX.128 and EVEX.128 encoded versions: Bits (MAX_VL-1:128) of the destination register are zeroed.

Operation


VMOVUPS (EVEX encoded versions, register-copy form)
(KL, VL) = (4, 128), (8, 256), (16, 512)
FOR j (cid:197) 0 TO KL-1
    i (cid:197) j * 32
    IF k1[j] OR *no writemask*
        THEN DEST[i+31:i] (cid:197) SRC[i+31:i]
        ELSE
        IF *merging-masking*
            ; merging-masking
            THEN *DEST[i+31:i] remains unchanged*
            ELSE  DEST[i+31:i] (cid:197) 0
            ; zeroing-masking
        FI
    FI;
ENDFOR
DEST[MAX_VL-1:VL] (cid:197) 0
VMOVUPS (EVEX encoded versions, store-form)
(KL, VL) = (4, 128), (8, 256), (16, 512)
FOR j (cid:197) 0 TO KL-1
    i (cid:197) j * 32
    IF k1[j] OR *no writemask*
        THEN DEST[i+31:i](cid:197) SRC[i+31:i]
        ELSE *DEST[i+31:i] remains unchanged*
        ; merging-masking
    FI;
ENDFOR;
VMOVUPS (EVEX encoded versions, load-form)
(KL, VL) = (4, 128), (8, 256), (16, 512)
FOR j (cid:197) 0 TO KL-1
    i (cid:197) j * 32
    IF k1[j] OR *no writemask*
        THEN DEST[i+31:i] (cid:197) SRC[i+31:i]
        ELSE
        IF *merging-masking*
            ; merging-masking
            THEN *DEST[i+31:i] remains unchanged*
            ELSE  DEST[i+31:i] (cid:197) 0
            ; zeroing-masking
        FI
    FI;
ENDFOR
DEST[MAX_VL-1:VL] (cid:197) 0
VMOVUPS (VEX.256 encoded version, load - and register copy)
DEST[255:0] (cid:197) SRC[255:0]
DEST[MAX_VL-1:256] (cid:197) 0
VMOVUPS (VEX.256 encoded version, store-form)
DEST[255:0] (cid:197) SRC[255:0]
VMOVUPS (VEX.128 encoded version)
DEST[127:0] (cid:197) SRC[127:0]
DEST[MAX_VL-1:128] (cid:197) 0
MOVUPS (128-bit load- and register-copy- form Legacy SSE version)
DEST[127:0] (cid:197) SRC[127:0]
DEST[MAX_VL-1:128] (Unmodified)
(V)MOVUPS (128-bit store-form version)
DEST[127:0] (cid:197) SRC[127:0]

Intel C/C++ Compiler Intrinsic Equivalent

VMOVUPS __m512 _mm512_loadu_ps( void * s);
VMOVUPS __m512 _mm512_mask_loadu_ps(__m512 a, __mmask16 k, void * s);
VMOVUPS __m512 _mm512_maskz_loadu_ps( __mmask16 k, void * s);
VMOVUPS void _mm512_storeu_ps( void * d, __m512 a);
VMOVUPS void _mm512_mask_storeu_ps( void * d, __mmask8 k, __m512 a);
VMOVUPS __m256 _mm256_mask_loadu_ps(__m256 a, __mmask8 k, void * s);
VMOVUPS __m256 _mm256_maskz_loadu_ps( __mmask8 k, void * s);
VMOVUPS void _mm256_mask_storeu_ps( void * d, __mmask8 k, __m256 a);
VMOVUPS __m128 _mm_mask_loadu_ps(__m128 a, __mmask8 k, void * s);
VMOVUPS __m128 _mm_maskz_loadu_ps( __mmask8 k, void * s);
VMOVUPS void _mm_mask_storeu_ps( void * d, __mmask8 k, __m128 a);
MOVUPS __m256 _mm256_loadu_ps ( float * p);
MOVUPS void _mm256 _storeu_ps( float *p, __m256 a);
MOVUPS __m128 _mm_loadu_ps ( float * p);
MOVUPS void _mm_storeu_ps( float *p, __m128 a);

SIMD Floating-Point Exceptions

None

Other Exceptions

Non-EVEX-encoded instruction, see Exceptions Type 4.

Note treatment of #AC varies;

EVEX-encoded instruction, see Exceptions Type E4.nb.
If EVEX.vvvv != 1111B or VEX.vvvv != 1111B.